Final Architecture

• 4-wire (1×5 header) 0, +5, TTL up/down
• Asynch. 8N1 2400 baud
• Hierarchical master/slave
• Processor neutral
• Interrupt mode